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dicate the capacitance between the
wrench socket and the bolt head.
The algorithm processing the digi-
tized capaciflector readings would ex-
ploit the fact that for any fixed position
of the wrench socket along the central
axis of the bolt head, the capacitance
would reach a minimum when the axis
of the wrench socket coincided with
the axis of the bolt head and the
wrench socket was clocked (rotated
about its axis) to the angular position
for mating with the bolt head: any lat-
eral (horizontal in the figure) transla-
tion or any rotation of the wrench
socket away from the central position
and the mating orientation would
cause an increase in capacitance.
Hence, for a given fixed position along
the center line of the bolt, the informa-
tion needed to correct any deviation of
the wrench socket from the central po-
sition and the mating orientation
could be obtained by taking capaci-
tance measurements during a se-
quence of controlled dithers of the po-
sition and orientation along and about
the various coordinate axes. This is
analogous to the feel a skilled crafts-
man instinctively uses, except it is non-
contact, hence, “virtual feel.”
This work was done by John M. Vranish 
of Goddard Space Flight Center. Fur-
ther information is contained in a TSP (see
page 1).
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A family of experimental highly minia-
turized field-effect transistors (FETs) is
based on exploitation of the electrical
properties of nanofibers of polyani-
line/polyethylene oxide (PANi/PEO)
doped with camphorsulfonic acid.
These polymer-based FETs have the po-
tential for becoming building blocks of
relatively inexpensive, low-voltage, high-
speed logic circuits that could supplant
complementary metal oxide/semicon-
ductor (CMOS) logic circuits.
The development of these polymer-
based FETs offers advantages over the
competing development of FETs based
on carbon nanotubes. Whereas it is diffi-
cult to control the molecular structures
and, hence, the electrical properties of
carbon nanotubes, it is easy to tailor the
electrical properties of these polymer-
based FETs, throughout the range from
insulating through semiconducting to
metallic, through choices of doping levels
and chemical manipulation of polymer
side chains. A further advantage of doped
PANi/PEO nanofibers is that they can be
made to draw very small currents and op-
erate at low voltage levels, and thus are
promising for applications in which there
are requirements to use many FETs to ob-
tain large computational capabilities
while minimizing power demands.
Fabrication of an experimental FET in
this family begins with the preparation
of a substrate as follows: A layer of silicon
dioxide between 50 and 200 nm thick is
deposited on a highly doped (resistivity
≈0.01 Ω.cm) silicon substrate, then gold
electrodes/contact stripes are deposited
on the oxide. Next, one or more fibers
of camphorsulphonic acid-doped PANi/
PEO having diameters of the order of
100 nm are electrospun onto the sub-
strate so as to span the gap between the
gold electrodes (see Figure 1).
Figure 2 depicts measured current-
versus-voltage characteristics of the de-
vice of Figure 1, showing that saturation
channel currents occur at source-to-
drain potentials that are surprisingly low,
relative to those of CMOS FETs. The
hole mobility in the depletion regime in
this transistor was found to be 1.4 × 10–4
cm2/(V.s), while the one-dimensional
charge density at zero gate bias was esti-
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Figure 1. Fibers of Doped PANi/PEO are electrospun across the gap between source and drain gold
electrodes on a prepared substrate to form an FET. The inset presents a simplified cross section show-
ing one fiber. The rest of the picture is a scanning electron micrograph, wherein fiber A (12 µm long,
300 nm in diameter) and fiber B (18 µm long, 120 nm in diameter) in contact with the two inner gold
electrodes are parts of an experimental FET.
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A family of general-purpose miniature
housings has been designed to contain
diverse sensors, actuators, and drive cir-
cuits plus associated digital electronic
readout and control circuits. Each hous-
ing fits within an envelope having dimen-
sions of about 2-1⁄4 by 1-3⁄4 by 1⁄2 in. (about
5.7 by 4.4 by 1.3 cm). Each housing can
be secured to a mating carrier by use of
screws or epoxy; this mounting scheme
helps the housings and their contents to
withstand severe vibrations and ensures
thermal conduction for dissipation of
heat generated during operation of the
contained circuitry. The circuits con-
tained in the housings communicate with
the external world via standard RS-485 in-
terfaces. Multiple units comprising hous-
ings and their contents can easily be elec-
trically connected together in a
daisy-chain arrangement, within which
individual units are addressable via the
RS-485 bus. Hence, a single master com-
puter connected to the bus can program,
or read data from, any or all such units.
Examples of such units include small
motor drives, programmable thermo-
stats, data loggers, and programmable
controllers. There are numerous poten-
tial uses for these units in medical equip-
ment, automotive electronics, manufac-
turing equipment, and robots.
This work was done by David E. Howard,
Dennis A. Smith, and Dean C. Alhorn of Mar-
shall Space Flight Center. Further informa-
tion is contained in a TSP (see page 1).
This invention is owned by NASA, and a
patent application has been filed. For further
information, contact Sammy Nabors, MSFC
Commercialization Assistance Lead, at sammy.
a.nabors@nasa.gov. Refer to MFS-32000-1.
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mated to be approximately one hole per
50 two-ring repeat units of polyaniline,
consistent with the rather high channel
conductivity (≈10–3 S/cm). Reducing or
eliminating the PEO content of the
fibers is expected to enhance the prop-
erties of future versions of this transistor. 
This work was done by Noulie Theofylak-
tos, Daryl Robinson, and Félix Miranda of
Glenn Research Center; Nicholas Pinto
of the University of Puerto Rico; Alan John-
son, Jr. and Alan MacDiarmid of the Uni-
versity of Pennsylvania; and Carl Mueller
of Analex Corp. Further information is con-
tained in a TSP (see page 1).
Inquiries concerning rights for the commer-
cial use of this invention should be addressed
to NASA Glenn Research Center, Innovative
Partnerships Office, Attn: Steve Fedor, Mail
Stop 4–8, 21000 Brookpark Road, Cleve-
land, Ohio 44135. Refer to LEW-17933-1.
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Figure 2. These Current-Versus-Voltage Characteristics were obtained from measurements on the FET
of Figure 1. The measurements were made at various values of back gate voltage (VG) representative
of the accumulation and depletion modes. 
